System Level Design
- 1 January 1993
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Verification of VHDL designs using VALPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- System-level synthesis using re-programmable componentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An accurate model for ambiguity delay simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Principles of design methodology management for electronic CAD frameworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- SpecCharts : A Language for System Level SynthesisPublished by Elsevier ,1991
- The family of concurrent logic programming languagesACM Computing Surveys, 1989
- Flat Parlog: A basis for comparisonInternational Journal of Parallel Programming, 1987
- Guarded horn clausesPublished by Springer Nature ,1986
- Petri NetsPublished by Springer Nature ,1985
- The algebraic specification of abstract data typesActa Informatica, 1978