A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module Failures
- 1 March 1980
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-29 (3) , 254-258
- https://doi.org/10.1109/tc.1980.1675557
Abstract
This paper deals with a method for designing a digital system which will remain operational in spite of the failure of some of its components. A scheme and its realization are presented for automatically reconfiguring a 5MR (five modular redundancy system or 5-input majority voting system) into a triple modular redundancy (TMR) system under a single or double module failures. The scheme can tolerate a double fault followed by a single fault which can neither be tolerated by a 5MR nor by a hybrid redundancy system with a TMR core. It uses no spare units and the circuit realization is relatively simple. The modular structure of the logic design for the proposed scheme should make the testing of the system easier. The scheme can be used in both binary and multivalued systems.Keywords
This publication has 7 references indexed in Scilit:
- A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module FailuresIEEE Transactions on Computers, 1980
- A Highly Efficient Redundancy Scheme: Self-Purging RedundancyIEEE Transactions on Computers, 1976
- Fault-Tolerance of the Iterative Cell Array Switch for Hybrid RedundancyIEEE Transactions on Computers, 1974
- An Iterative Cell Switch Design for Hybrid RedundancyIEEE Transactions on Computers, 1973
- A framework for hardware-software tradeoffs in the design of fault-tolerant computersPublished by Association for Computing Machinery (ACM) ,1972
- Reliability analysis and architecture of a hybrid-redundant digital systemPublished by Association for Computing Machinery (ACM) ,1970
- Reliability modeling techniques for self-repairing computer systemsPublished by Association for Computing Machinery (ACM) ,1969