Stuck-open and transition fault testing in CMOS complex gates
- 6 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 688-694
- https://doi.org/10.1109/test.1988.207853
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- GEMINI-a logic system for fault diagnosis based on set functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiple stuck-open fault detection in CMOS logic circuitsIEEE Transactions on Computers, 1988
- CMOS scan-path IC design for stuck-open fault testabilityIEEE Journal of Solid-State Circuits, 1987
- Test Generation for MOS Circuits Using D-AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A Fault Simulator for MOS LSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Automatic Test Generation for Stuck-Open Faults in CMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978