An efficient asynchronous multiplier

Publisher Website

6 January 2003

proceedings article
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 593-599
https://doi.org/10.1109/arrays.1988.18096

Abstract

No abstract available

Keywords

EFFICIENT ASYNCHRONOUS MULTIPLIER

This publication has 9 references indexed in Scilit:

Fault Tolerance Techniques for Systolic Arrays
Computer, 1987
Wavefront Array Processors-Concept to Implementation
Computer, 1987
Guest Editors' Introduction: Systolic Arrays-From Concept to Implementation
Computer, 1987
Compiling communicating processes into delay-insensitive VLSI circuits
Distributed Computing, 1986
A Fast Serial-Parallel Binary Multiplier
IEEE Transactions on Computers, 1985
Synchronizing Large VLSI Processor Arrays
IEEE Transactions on Computers, 1985
Why systolic architectures?
Computer, 1982
An 0(n) Parallel Multiplier with Bit-Sequential Input and Output
IEEE Transactions on Computers, 1979
A method for obtaining digital signatures and public-key cryptosystems
Communications of the ACM, 1978