Fault Tolerance Techniques for Systolic Arrays
- 1 July 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 20 (7) , 65-75
- https://doi.org/10.1109/mc.1987.1663621
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- DEPENDABLE COMPUTING AND FAULT TOLERANCE : CONCEPTS AND TERMINOLOGYPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Algorithm-based fault detection for signal processing applicationsIEEE Transactions on Computers, 1990
- Reconfigurable Tree Architectures Using Subtree Oriented Fault ToleranceIEEE Transactions on Computers, 1987
- Fault-tolerant matrix arithmetic and signal processing on highly concurrent computing structuresProceedings of the IEEE, 1986
- Efficient Spare Allocation in Reconfigurable ArraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- On supercomputing with systolic/wavefront array processorsProceedings of the IEEE, 1984
- Algorithm-Based Fault Tolerance for Matrix OperationsIEEE Transactions on Computers, 1984
- On Area and Yield Considerations for Fault-Tolerant VLSI Processor ArraysIEEE Transactions on Computers, 1984
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Concurrent Error Detection in ALU's by Recomputing with Shifted OperandsIEEE Transactions on Computers, 1982