A super-dynamic flip-flop circuit for broadband applications up to 24 Gbit/s utilizing production-level 0.2-μm GaAs MESFETs
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 145-148
- https://doi.org/10.1109/gaas.1996.567831
Abstract
This paper describes a novel dynamic flip-flop (FF) circuit that can operate 30% faster than conventional clocked inverter-type FFs. A new wide-band clock buffer is introduced to cover the FF operation range. An 8- to 24-Gbit/s decision circuit and a 9- to 26-GHz 1/2 frequency divider were developed using production-level 0.2-/spl mu/m GaAs MESFET technology.Keywords
This publication has 5 references indexed in Scilit:
- A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19 Gb/s decision circuit using 0.2 μm GaAs MESFETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Experimental 10 Gbit/s transmission systems and its IC technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 10-Gbit/s GaAs MESFET IC's for ultra high-speed transmission systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transmission of 8 20-Gb/s Channels over 232 km of Conventional FiberPublished by Optica Publishing Group ,1995
- 25 Gbit/s selector module using 0.2 μm GaAs MESFET technologyElectronics Letters, 1993