An FPGA implementation of low-density parity-check code decoder with multi-rate capability
- 19 July 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 760-763
- https://doi.org/10.1109/aspdac.2005.1466451
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Construction of irregular LDPC codes with low error floorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A comparison between the sum-product and the min-sum iterative detection algorithms based on density evolutionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Designing LDPC codes using bit-fillingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI implementation-oriented (3, k)-regular low-density parity-check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoderIEEE Journal of Solid-State Circuits, 2002
- Design of capacity-approaching irregular low-density parity-check codesIEEE Transactions on Information Theory, 2001