A general-purpose CMOS associative processor IC and system

1 December 1992

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro

Vol. 12 (6) , 68-78
https://doi.org/10.1109/40.180249

Abstract

An associative processor architecture that integrates the functionality of content-addressable memory (CAM), functional memory (FM), and associative parallel processors (APPs) in a single-chip architecture is described. The hardware design, environment and applications of the Coherent Processor, a microchannel memory device designed by combining 16 such chips, are discussed. It is shown that the processor's writable control store permits quick execution of application-specific microcoded operations.

Keywords

This publication has 8 references indexed in Scilit:

VLSI and Rule-Based Systems
Published by Springer Nature ,1989
Content-addressable memories for storing and processing recursively subdivided images and trees
Electronics Letters, 1987
Dynamic cross-coupled bit-line content addressable memory cell for high-density arrays
IEEE Journal of Solid-State Circuits, 1987
Content-Addressable Memories
Published by Springer Nature ,1987
Dynamic logic CMOS circuits
IEEE Journal of Solid-State Circuits, 1984
Content-Addressable Read/Write Memories for Image Analysis
IEEE Transactions on Computers, 1982
High-speed compact circuits with CMOS
IEEE Journal of Solid-State Circuits, 1982
Associative Memory
Published by Springer Nature ,1977