VLSI implementation of a 100 MHz pipelined ADPCM codec chip

This publication has 11 references indexed in Scilit:

• Roundoff error analysis of the pipelined ADPCM coder
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• A high-speed architecture for ADPCM codec
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A pipelined adaptive lattice filter architecture
  IEEE Transactions on Signal Processing, 1993
• High-speed VLSI arithmetic processor architectures using hybrid number representation
  Journal of Signal Processing Systems, 1992
• Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1989
• High-speed CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1989
• A single-chip adaptive DPCM video codec
  IEEE Journal of Solid-State Circuits, 1989
• Parallel bit-level pipelined VLSI designs for high-speed signal processing
  Proceedings of the IEEE, 1987
• Design of a DPCM codec for VLSI realization in CMOS technology
  Proceedings of the IEEE, 1985
• Optimizing Synchronous Circuitry by Retiming (Preliminary Version)
  Published by Springer Nature ,1983