Accelerating SPICE Model-Evaluation using FPGAs
- 1 January 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Single-FPGA spatial implementations can provide an order of magnitude speedup over sequential microprocessor implementations for data-parallel, floating-point computation in SPICE model-evaluation. Model-evaluation is a key component of the SPICE circuit simulator and it is characterized by large irregular floating-point compute graphs. We show how to exploit the parallelism available in these graphs on single-FPGA designs with a low-overhead VLIW-scheduled architecture. Our architecture uses spatial floating-point operators coupled to local high-bandwidth memories and interconnected by a time-shared network. We retime operation inputs in the model-evaluation to allow independent scheduling of computation and communication. With this approach, we demonstrate speedups of 2-18times over a dual-core 3 GHz Intel Xeon 5160 when using a Xilinx Virtex 5 LX330T for a variety of SPICE device models.Keywords
This publication has 17 references indexed in Scilit:
- Fast circuit simulation on graphics processing unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Massive parallelization of SPICE device model evaluation on GPU-based SIMD architecturesPublished by Association for Computing Machinery (ACM) ,2008
- PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit SimulationIEEE Transactions on Electron Devices, 2006
- GraphStep: A System Architecture for Sparse-Graph AlgorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- MCAST: an abstract-syntax-tree based model compiler for circuit simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Virtual wires: overcoming pin limitations in FPGA-based logic emulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Recent developments in high-level synthesisACM Transactions on Design Automation of Electronic Systems, 1997
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- The VLIW Machine: A Multiprocessor for Compiling Scientific CodeComputer, 1984
- Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computingACM SIGMICRO Newsletter, 1981