A Reliable Spaceborne Memory with a Single Error and Erasure Correction Scheme
- 1 July 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-28 (7) , 493-500
- https://doi.org/10.1109/tc.1979.1675394
Abstract
A program for the development of a highly reliable memory has been underway for a number ofyears at ESTEC. Plated wire and ferrite core spaceborne memories have been developed and qualified, and the more recent advent of low power LSI memory devices has made the semiconductor memory an attractive proposition for spaceborne applications. These technologies are briefly discussed and compared. However, in common with the previous solutions, the reliability of a semiconductor memory even when protected by a conventional single error correction scheme, did not meet the requirements of long duration space missions.Keywords
This publication has 5 references indexed in Scilit:
- A Reliable Spaceborne Memory with a Single Error and Erasure Correction SchemeIEEE Transactions on Computers, 1979
- Erasure and Error Decoding for Semiconductor MemoriesIEEE Transactions on Computers, 1978
- Implementation of an Experimental Fault-Tolerant Memory SystemIEEE Transactions on Computers, 1976
- A Class of Optimal Minimum Odd-weight-column SEC-DED CodesIBM Journal of Research and Development, 1970
- On decoding BCH codesIEEE Transactions on Information Theory, 1965