Half-swing clocking scheme for 75% power saving in clocking circuitry

This publication has 7 references indexed in Scilit:

• Differential cascode voltage switch with the pass-gate (DCVSPG) logic tree for high performance CMOS digital systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A multi-cycle operational signal processing core for an adaptive equalizer for magnetic system application
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A high speed, low power, swing restored pass-transistor logic based multiply and accumulate circuit for multimedia applications
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 1.5 ns 32 b CMOS ALU in double pass-transistor logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Low-power CMOS digital design
  IEEE Journal of Solid-State Circuits, 1992
• A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic
  IEEE Journal of Solid-State Circuits, 1990
• Cascode voltage switch logic: A differential CMOS logic family
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984