VLSI architecture and implementation of a high-speed entropy decoder
- 1 January 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 200-203 vol.1
- https://doi.org/10.1109/iscas.1991.176308
Abstract
An improved variable-length decoder (VLD) architecture which can achieve higher throughput in decoding variable-length codes compared to previously reported VLD architectures is presented. An experimental research prototype VLSI implementation of an entropy decoder which includes the VLD and run-length decoder is also discussed. The chip will be fabricated using a 1- mu m double-metal CMOS technology. It is to be used in an experimental prototype high definition television codec with a sample rate of 52 MHz. The chip contains about 46000 transistors in a die size of about 5 mm*5 mm. At 52 MHz, the VLD handles a worst-case input rate of 832 Mb/s and a constant output rate of 416 Mb/s.Keywords
This publication has 7 references indexed in Scilit:
- Coding of advanced TV for BISDN using multiple subbandsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- VLSI implementation of an entropy coder and decoder for advanced TV applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An entropy coding system for digital HDTV applicationsIEEE Transactions on Circuits and Systems for Video Technology, 1991
- Charge redistribution and noise margins in domino CMOS logicIEEE Transactions on Circuits and Systems, 1986
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982
- MULGA-An Interactive Symbolic Layout System for the Design of Integrated CircuitsBell System Technical Journal, 1981
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952