Analysis and implementation of a priority knockout switch
- 31 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1099-1106 vol.3
- https://doi.org/10.1109/infcom.1993.253370
Abstract
A priority knockout switch (PKS) architecture using priority based congestion control mechanisms is presented for broadband ISDN (BISDN) networks. This architecture provides the capability of assigning qualities of service to connections through per cell or virtual circuit priority mechanisms. Performance studies that use an analytical model for uniform traffic and simulation models for uniform and bursty traffic are presented. These studies indicate that the PKS architecture provides excellent cell loss rates for high priority traffic at minor expense to the low priority traffic. CMOS implementations of the switch modules that demonstrate the feasibility of the architecture are described.Keywords
This publication has 12 references indexed in Scilit:
- The knockout switch under nonuniform trafficPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The latency/bandwidth tradeoff in gigabit networksIEEE Communications Magazine, 1992
- Packet video and its integration into the network architectureIEEE Journal on Selected Areas in Communications, 1989
- Priority discarding of speech in integrated packet networksIEEE Journal on Selected Areas in Communications, 1989
- The impact of the ATM concept on video codingIEEE Journal on Selected Areas in Communications, 1988
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987
- New directions in communications (or which way to the information age?)IEEE Communications Magazine, 1986
- Characterizing Superposition Arrival Processes in Packet Multiplexers for Voice and DataIEEE Journal on Selected Areas in Communications, 1986
- The Universality of the Shuffle-Exchange NetworkIEEE Transactions on Computers, 1981
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975