Implementation of a high performance LSI for inverse kinematics computation
- 7 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors present an LSI (large-scale integrated) circuit for high-speed inverse kinematics computation. They demonstrate that inverse kinematic solutions can be described by two-dimensional vector rotations and arc tangent operations and that these operations can be efficiently computed by the coordinate rotation digital computer (CORDIC) algorithms. The chip is fabricated using 1.5- mu m CMOS gate array technology, and the design of the arithmetic unit on the chip is based on the CORDIC algorithms. Pipelining is fully used in the processor to enhance the operating ration up to 100%. The resulting compact inverse kinematics processor is composed of the above chip and a few memory chips for program and data. The processor can be used for various kinds of manipulators.Keywords
This publication has 6 references indexed in Scilit:
- Design of an ultra-high-speed inverse-kinematic processor for robot control.Journal of the Robotics Society of Japan, 1988
- A maximum pipelined CORDIC architecture for inverse kinematic position computationIEEE Journal on Robotics and Automation, 1987
- Speeding up of the joint angle calculation of robot manipulators by using a multi-microprocessor.Journal of the Robotics Society of Japan, 1985
- Geometric Approach in Solving Inverse Kinematics of PUMA RobotsIEEE Transactions on Aerospace and Electronic Systems, 1984
- A unified algorithm for elementary functionsPublished by Association for Computing Machinery (ACM) ,1971
- The CORDIC Trigonometric Computing TechniqueIRE Transactions on Electronic Computers, 1959