Pipeline Modeling for Timing Analysis

This publication has 15 references indexed in Scilit:

• RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A processor description language supporting retargetable multi-pipeline DSP program development tools
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Integrating the timing analysis of pipelining and instruction caching
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Extracting safe and precise control flow from binaries
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• EXPRESSION
  Published by Association for Computing Machinery (ACM) ,1999
• Bounding pipeline and instruction cache performance
  IEEE Transactions on Computers, 1999
• On predicting data cache behavior for real-time systems
  Published by Springer Nature ,1998
• The Marion system for retargetable instruction scheduling
  Published by Association for Computing Machinery (ACM) ,1991
• Calculating the maximum execution time of real-time programs
  Real-Time Systems, 1989