Offset-compensated low powercurrent comparator
- 29 September 1994
- journal article
- Published by Institution of Engineering and Technology (IET) in Electronics Letters
- Vol. 30 (20) , 1637-1639
- https://doi.org/10.1049/el:19941119
Abstract
A new current comparator based on a folded-cascode amplifier is presented. It has an excellent sensitivity of 20 nA and provides offset compensation, avoiding clock-feedthrough errors. The circuit dissipates only 30 µW and achieves a switching time better than 30 ns with a 0.5 µA input step current. Moreover, the bias current and the input impedance are well-controlled parameters.Keywords
This publication has 4 references indexed in Scilit:
- Offset compensation technique for CMOS current comparatorsElectronics Letters, 1994
- High performance CMOS current comparatorElectronics Letters, 1994
- Novel approach to high speed CMOS current comparatorsElectronics Letters, 1992
- Measurement and analysis of charge injection in MOS analog switchesIEEE Journal of Solid-State Circuits, 1987