Positional adaptation of processors: application to energy reduction
- 22 March 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Integrating adaptive on-chip storage structures for reduced dynamic powerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessorACM SIGARCH Computer Architecture News, 2003
- Pipeline gating: speculation control for energy reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The filter cache: an energy efficient memory structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Run-time power estimation in high performance microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power and energy reduction via pipeline balancingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Power aware microarchitecture resource scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Managing multi-configuration hardware via dynamic working set analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Energy-effective issue logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- SH3: high code density, low powerIEEE Micro, 1995