SH3: high code density, low power
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 15 (6) , 11-19
- https://doi.org/10.1109/40.476254
Abstract
Hitachi's SH series represents a 32-bit RISC architecture with 16-bit fixed-length instruction set. SH3 is a pipelined implementation of the SH architecture with on-chip cache, MMU, and software programmable power management. This article briefly describes the SH architecture and SH3 implementation, and establishes the advantages of such an instruction set. SH3 achieves 60-Dhrystone MIPS of performance and dissipates 400 mW at 60 MHz. Higher code density and corresponding improvement in instruction fetch latency leads to higher performance as compared with typical 32-bit RISC architectures. Small die size, low power consumption, and software-controlled power management capability make SH3 an ideal microprocessor for embedded applications such as nomadic computing systems or multimedia systems.Keywords
This publication has 5 references indexed in Scilit:
- The Impact Of Code Density On Instruction Cache PerformancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A low-power single-chip microprocessor with multiple page-size MMU for nomadic computingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design tradeoffs for software-managed TLBsACM Transactions on Computer Systems, 1994
- Cache performance of the SPEC92 benchmark suiteIEEE Micro, 1993
- The 801 minicomputerPublished by Association for Computing Machinery (ACM) ,1982