An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (9) , 1027-1032
- https://doi.org/10.1109/43.35557
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Switch-Level Delay Models for Digital MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Multiple Media Delay Simulator for MOS LSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI ChipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948