Super Recovery of Total Dose Damage in MOS Devices
- 1 January 1984
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 31 (6) , 1427-1433
- https://doi.org/10.1109/tns.1984.4333524
Abstract
Super recovery of the gate threshold voltage has been observed for several types of commercial NMOS integrated circuits. These devices have characteristic recovery times that are as much as four orders of magnitude shorter than those reported for hardened oxides. Since these fast recovery times are comparable to the irradiation times used in conventional total dose facilities, their failure levels are strongly affected by the dose rate used for testing. An empirical model has been developed that predicts the general features of super recovery, and can be used to calculate the dependence of circuit failure levels on dose rate.Keywords
This publication has 8 references indexed in Scilit:
- Irradiated Silicon Gate MOS Device Bias AnnealingIEEE Transactions on Nuclear Science, 1983
- Predicting CMOS Inverter Response in Nuclear and Space EnvironmentsIEEE Transactions on Nuclear Science, 1983
- Annealing of Total Dose Damage in the Z8OA MicroprocessorIEEE Transactions on Nuclear Science, 1983
- Annealing of MOS Capacitors with Implications for Test Procedures to Determine Radiation HardnessIEEE Transactions on Nuclear Science, 1981
- Interface-State Generation in Radiation-Hard OxidesIEEE Transactions on Nuclear Science, 1980
- A Framework for Understanding Radiation-Induced Interface States in SiO2 MOS StructuresIEEE Transactions on Nuclear Science, 1980
- CMOS Hardness Prediction for Low-Dose-Rate EnvironmentsIEEE Transactions on Nuclear Science, 1977
- Field- and Time-Dependent Radiation Effects at the SiO2/Si Interface of Hardened MOS CapacitorsIEEE Transactions on Nuclear Science, 1977