Electron transport in silicon-on-insulator devices
- 1 April 2001
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 45 (4) , 613-620
- https://doi.org/10.1016/s0038-1101(01)00076-4
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Surface roughness at the Si–SiO2 interfaces in fully depleted silicon-on-insulator inversion layersJournal of Applied Physics, 1999
- Electron mobility in extremely thin single-gate silicon-on-insulator inversion layersJournal of Applied Physics, 1999
- Electronic structures and phonon-limited electron mobility of double-gate silicon-on-insulator Si inversion layersJournal of Applied Physics, 1999
- Phonon-limited electron mobility in ultrathin silicon-on-insulator inversion layersJournal of Applied Physics, 1998
- Monte Carlo simulation of electron transport properties in extremely thin SOI MOSFET'sIEEE Transactions on Electron Devices, 1998
- Study of the effects of a stepped doping profile in short-channel MOSFETsIEEE Transactions on Electron Devices, 1997
- A Monte Carlo study on the electron-transport properties of high-performance strained-Si on relaxed Si1−xGex channel MOSFETsJournal of Applied Physics, 1996
- Use of Indium and Gallium as P-Type Dopants in Si 0.1 µm MOSFETsJapanese Journal of Applied Physics, 1996
- Electrical Characterization of Silicon-on-Insulator Materials and DevicesPublished by Springer Nature ,1995
- NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992