Hierarchical placement and floorplanning in BEAR
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (12) , 1335-1349
- https://doi.org/10.1109/43.44514
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Optimal aspect ratios of building blocks in VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new area and shape function estimation technique for VLSI layoutsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PLEST: A Program for Area Estimation of VLSI Integrated CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A New Algorithm for Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Integrated placement/routing in sliced layoutsPublished by Association for Computing Machinery (ACM) ,1986
- An Analytical Algorithm for Placement of Arbitrarily Sized Rectangular BlocksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- CHAMP: Chip Floor Plan for Hierarchical VLSI Layout DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Optimal orientations of cells in slicing floorplan designsInformation and Control, 1983
- On finding Most Optimal Rectangular Package PlansPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph RepresentationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979