A testable design of logic circuits under highly observable condition
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 955-963
- https://doi.org/10.1109/test.1990.114116
Abstract
Two methods for modifying an arbitrary CMOS combinational circuit into a testable CMOS combinational circuit, called a k-UCP circuit, are discussed. All stuck-at faults and stuck-open faults in a k-UCP circuit can be detected by a test pattern which is a combination of no more than 2(k+1) kinds of basic sequences of fixed-length k(k +1)+1 under highly observable conditions. And all single stuck-open faults in a k-UCP circuit can be located efficiently. Experimental results show that the NAND (NOR) circuit modification is better than the general circuit modification in terms of the number of additional transistors. Experimental results also show that setting a proper backtrack limit can reduce computation time greatly. From a practical point of view, the results obtained are of value for developing CMOS ASICs (application-specific integrated circuits), where hardware overhead is allowed to some extent, but a fast diagnostic procedure is required.Keywords
This publication has 12 references indexed in Scilit:
- Automatic location of IC design errors using an E-beam systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault detection and diagnosis of k-UCP circuits under totally observable conditionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- IC quality and test transparencyIEEE Transactions on Industrial Electronics, 1989
- CrossCheck: a cell based VLSI testability solutionPublished by Association for Computing Machinery (ACM) ,1989
- Multiple stuck-open fault detection in CMOS logic circuitsIEEE Transactions on Computers, 1988
- Integrating an Electron-Beam System into VLSI Fault DiagnosisIEEE Design & Test of Computers, 1986
- Test Generation for MOS Circuits Using D-AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Automatic Test Generation for Stuck-Open Faults in CMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978