Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board

Abstract
No abstract available

This publication has 5 references indexed in Scilit: