Design of Diagnosable Iterative Arrays
- 1 August 1971
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-20 (8) , 867-877
- https://doi.org/10.1109/t-c.1971.223363
Abstract
One-and two-dimensional iterative arrays of identical cells are becoming more important in the design of digital systems using large-scale integrated circuits because of the advantages that they provide in design, fabrication, and testing. Since arrays containing hundreds or thousands of gates on one chip are now considered possible, the task of finding procedures for the testing of such arrays from their edges is of concern to both the users and the manufactures. The iterative nature of cellular arrays sometimes makes it possible to derive test schedules of reasonable length.Keywords
This publication has 9 references indexed in Scilit:
- Fault Diagnosis and Repair of Cutpoint Cellular ArraysIEEE Transactions on Computers, 1970
- A Logic-in-Memory ComputerIEEE Transactions on Computers, 1970
- The Block-Oriented ComputerIEEE Transactions on Computers, 1969
- Cellular Logic-in-Memory ArraysIEEE Transactions on Computers, 1969
- Fault location in cellular arraysPublished by Association for Computing Machinery (ACM) ,1969
- Cellular Interconnection ArraysIEEE Transactions on Computers, 1968
- Testing for faults in combinational cellular logic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1967
- A Cutpoint Cellular Associative MemoryIEEE Transactions on Electronic Computers, 1966
- A comparison of sequential and iterative circuitsTransactions of the American Institute of Electrical Engineers, Part I: Communication and Electronics, 1960