A dual execution pipelined floating-point CMOS processor
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A floating point unit initially implemented on a 300 MHz microprocessor in a 0.5 /spl mu/m/4-metal layer CMOS process and subsequently scaled for use in a 433 MHz version of the microprocessor in 0.35 /spl mu/m/4-metal layer CMOS process is described. This floating-point unit executes two floating-point instructions per cycle achieving 600 Mflops (peak) performance at 300 MHz and 366 Mflops (peak) at 433 MHz. It supports IEEE and VAX data types and rounding modes, including IEEE rounding to plus infinity and minus infinity. The floating-point unit contains 263,000 transistors and uses 6825 /spl mu/m/spl times/2025 /spl mu/m of chip area in the 0.35 /spl mu/m process. A single wire two phase system is used to provide a 3.3 ns cycle consisting of two 1.65 ns phases in the 300 MHz implementation, and a 2.3 ns cycle consisting of two 1.15 ns phases in the 433 MHz implementation.Keywords
This publication has 5 references indexed in Scilit:
- A 433 MHz 64 b quad issue RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 300 MHz 64 b quad-issue CMOS RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Superscalar instruction execution in the 21164 Alpha microprocessorIEEE Micro, 1995
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961