A new observation of enhanced bias temperature instability in thin gate oxide p-MOSFETs
- 1 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Bias temperature instability (BTI) and its underlying physical mechanism are studied for thin gate oxide MOSFETs. For p-MOSFETs stressed in inversion for a long-time, BTI increase is observed at high stress temperature. This is shown to be due to higher interface trap generation because of faster hydrogen diffusion in the gate poly. Enhanced BTI affects device lifetime and is strongly influenced by gate oxide scaling, as discussed.© IEEKeywords
This publication has 4 references indexed in Scilit:
- NBTI mechanism in ultra-thin gate dielectric - nitrogen-originated mechanism in SiONPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new degradation mode of scaled p/sup +/ polysilicon gate pMOSFETs induced by bias temperature (BT) instabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A predictive reliability model for PMOS bias temperature degradationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bias temperature instability in scaled p/sup +/ polysilicon gate p-MOSFET'sIEEE Transactions on Electron Devices, 1999