Group delay as an estimate of delay in logic
- 1 July 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 10 (7) , 949-953
- https://doi.org/10.1109/43.87605
Abstract
It is an accepted practice in signal delay estimation to model MOS digital circuits as RC circuits. In most cases Elmore's definition is exactly equivalent to the group delay of the network at zero frequency. A computationally efficient noniterative method to calculate this delay for networks with any linear elements and arbitrary topology is presented. It is shown that in RC networks under certain conditions, the Elmore delay and the 50% unit step response delay are related by a constant which is largely independent of the element values and topology. An efficient method to obtain sensitivities of the delay with respect to any element in the network is presentedKeywords
This publication has 5 references indexed in Scilit:
- Asymptotic waveform evaluation for timing analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Bounds on signal delay in RC mesh networksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- An extension of Elmore's delay and its application for timing analysis of MOS pass transistor networksIEEE Transactions on Circuits and Systems, 1986
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948