Sentinel scheduling for VLIW and superscalar processors
- 1 September 1992
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGPLAN Notices
- Vol. 27 (9) , 238-247
- https://doi.org/10.1145/143371.143529
Abstract
Speculative execution is an important source of parallelism for VLIW and superscalar processors. A serious challenge with compiler-controlled speculative execution is to accurately detect and report all program execution errors at the time of occurrence. In this paper, a set of architectural features and compile-time scheduling support referred to as sentinel scheduling is introduced. Sentinel scheduling provides an effective framework for compiler-controlled speculative execution that accurately detects and reports all exceptions. Sentinel scheduling also supports speculative execution of store instructions by providing a store buffer which allows probationary entries. Experimental results show that sentinel scheduling is highly effective for a wide range of VLIW and superscalar processors.Keywords
This publication has 10 references indexed in Scilit:
- IMPACTPublished by Association for Computing Machinery (ACM) ,1991
- Boosting beyond static scheduling in a superscalar processorPublished by Association for Computing Machinery (ACM) ,1990
- The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offsComputer, 1989
- Software pipelining: an effective scheduling technique for VLIW machinesPublished by Association for Computing Machinery (ACM) ,1988
- Optimal loop parallelizationPublished by Association for Computing Machinery (ACM) ,1988
- A VLIW architecture for a trace scheduling compilerPublished by Association for Computing Machinery (ACM) ,1987
- A VLIW architecture for a trace scheduling compilerACM SIGOPS Operating Systems Review, 1987
- A compilation technique for software pipelining of loops with conditional jumpsPublished by Association for Computing Machinery (ACM) ,1987
- Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computingACM SIGMICRO Newsletter, 1981
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981