The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs

1 January 1989

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer

Vol. 22 (1) , 12-35
https://doi.org/10.1109/2.19820

Abstract

The Cydra 5 is a heterogeneous multiprocessor system that targets small work groups or departments of scientists and engineers. The two types of processors are functionally specialized for the different components of the work load found in a departmental setting. The Cydra 5 numeric processor, based on a directed-data-flow architecture, provides consistently high performance on a broader class of numerical computations. The interactive processors offload all nonnumeric work from the numeric processor, leaving it free to spend all its time on the numeric application. The I/O processors permit high-bandwidth I/O transitions with minimal involvement from the interactive or numeric processors. The system architecture and data-flow architecture are described. The numeric processor decisions and tradeoffs are examined, and the main memory system is discussed. Some reflections on the design issues are offered.<>

Keywords

This publication has 9 references indexed in Scilit:

The performance of ITPACK on vector computers for solving large sparse linear systems arising in sample oil reseervoir simulation problems
Communications in Applied Numerical Methods, 1987
HPS, a new microarchitecture: rationale and introduction
Published by Association for Computing Machinery (ACM) ,1985
Data Coherence Problem in a Multicache System
IEEE Transactions on Computers, 1985
Very Long Instruction Word architectures and the ELI-512
Published by Association for Computing Machinery (ACM) ,1983
Efficient code generation for horizontal architectures
ACM SIGARCH Computer Architecture News, 1982
The U-Interpreter
Computer, 1982
An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family
Computer, 1981
A methodology for programming a pipeline array processor
ACM SIGMICRO Newsletter, 1978
Organization of Semiconductor Memories for Parallel-Pipelined Processors
IEEE Transactions on Computers, 1977