Decoupled sectored caches: conciliating low tag implementation cost and low miss ratio
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 384-393
- https://doi.org/10.1109/isca.1994.288133
Abstract
Sectored caches have been used for many years in order to reconcile low tag array size and small or medium block size. In a sectored cache, a single address tag is associated with a sector consisting on several cache lines, while validity, dirty and coherency tags are associated with each of the inner cache lines. Usually in a cache, a cache line location is statically linked to one and only one address tag word location. In the decoupled sectored cache introduced in the paper, this monolithic association is broken; the address tag location associated with a cache line location is dynamically chosen at fetch time among several possible locations. The tag volume on a decoupled sectored cache is in the same range as the tag volume in a traditional sectored cache; but the hit ratio on a decoupled sectored cache is very close to the hit ratio on a non-sectored cache. A decoupled sectored cache will allow the same level of performance as a non-sectored cache, but at a significantly lower hardware cost.Keywords
This publication has 10 references indexed in Scilit:
- On the inclusion properties for multi-level cache hierarchiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- KSR1 multiprocessor: analysis of latency hiding techniques in a sparse solverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Second bibliography on Cache memoriesACM SIGARCH Computer Architecture News, 1991
- Evaluating associativity in CPU cachesIEEE Transactions on Computers, 1989
- Analysis of Cache Performance for Operating Systems and MultiprogrammingPublished by Springer Nature ,1989
- A case for direct-mapped cachesComputer, 1988
- Line (Block) Size Choice for CPU Cache MemoriesIEEE Transactions on Computers, 1987
- Cache design of a sub-micron CMOS system/370Published by Association for Computing Machinery (ACM) ,1987
- Bibliography and reading on CPU cache memories and related topicsACM SIGARCH Computer Architecture News, 1986
- Using cache memory to reduce processor-memory trafficPublished by Association for Computing Machinery (ACM) ,1983