From Sequences of Dependent Instructions to Functions
- 2 March 2004
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 32 (2) , 238
- https://doi.org/10.1145/1028176.1006721
Abstract
In this article, we present an approach for improving the performance of sequences of dependent instructions. We observe that many sequences of instructionscan be interpreted as functions. Unlike sequences of instructions, functions can be translated into very fast butexponentially costly two-level combinational circuits. Wepresent an approach that exploits this principle, speeds upprograms thanks to circuit-level parallelism/redundancy,but avoids the exponential costs.We analyze the potential of this approach, and thenwe propose an implementation that consists of a superscalar processor with a large specific functional unit associated with specific back-end transformations. The performance of the SpecInt2000 benchmarks and selectedprograms from the Olden and MiBench benchmark suitesimproves on average from 2.4% to 12% depending on thelatency of the functional units, and up to 39.6%; moreprecisely, the performance of optimized code sections improves on average from 3.5% to 19%, and up to 49%.Keywords
This publication has 15 references indexed in Scilit:
- Optimal logarithmic adder structures with a fanout of two for minimizing the area-delay productPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Reconfigurable computingACM Computing Surveys, 2002
- Efficient architecture/compiler co-exploration for ASIPsPublished by Association for Computing Machinery (ACM) ,2002
- rePLay: A hardware framework for dynamic optimizationIEEE Transactions on Computers, 2001
- High-performance carry chains for FPGA'sIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- CHIMAERAPublished by Association for Computing Machinery (ACM) ,2000
- High-performance 3-1 interlock collapsing ALU'sIEEE Transactions on Computers, 1994
- A high-performance microarchitecture with hardware-programmable functional unitsPublished by Association for Computing Machinery (ACM) ,1994
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991
- Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computersIEEE Transactions on Computers, 1990