Loop transformation methodology for fixed-rate video, image and telecom processing applications
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636862,p. 427-438
- https://doi.org/10.1109/asap.1994.331783
Abstract
Many real-time signal processing applications are dominated by iterative loop constructs which exhibit a large amount of parallelism. In general, a realisation matched to the required rate of these applications exploits only a relatively small part of the parallelism available in the algorithm. This paper addresses the important problem of selecting the appropriate algorithmic-level decisions, in particular loop manipulations and the like, to arrive at an area-optimized specification for use in register-transfer level synthesis tools. One of the crucial cost factors in this optimisation is memory storage related. An effective model and methodology are proposed to derive an optimized architecture with fully matched throughput, while avoiding a full traversal of the large search space. The effectiveness of our approach is substantiated with several realistic test cases.<>Keywords
This publication has 16 references indexed in Scilit:
- Algebraic Recurrence Transformations For Massive ParallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Automating High Level Control F'low Transformations For Dsp Memory ManagementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Tree-height minimization in pipelined architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Time constrained allocation and assignment techniques for high throughput signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Heuristic techniques for the synthesis of complex functional unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Maximally fast and arbitrarily fast implementation of linear computations (circuit layout CAD)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Retiming synchronous circuitryAlgorithmica, 1991
- Static rate-optimal scheduling of iterative data-flow programs via optimum unfoldingIEEE Transactions on Computers, 1991
- Algorithm transformation techniques for concurrent processorsProceedings of the IEEE, 1989
- Performance Evaluation of Asynchronous Concurrent Systems Using Petri NetsIEEE Transactions on Software Engineering, 1980