Macromodeling of single-electron transistors for efficient circuit simulation
- 1 August 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 46 (8) , 1667-1671
- https://doi.org/10.1109/16.777155
Abstract
In this study, the possibility of compact modeling in single-electron circuit simulation has been investigated. It is found that each Coulomb island in single-electron circuits can be treated independently when the interconnections between single-electron transistors are large enough and a quantitative criterion for this condition is given. It is also demonstrated that, in those situations, SPICE macromodeling of single-electron transistors can be used for efficient circuit simulation. The developed macromodel produces simulation results with reasonable accuracy and with orders of magnitude less CPU time than usual Monte Carlo simulations.Keywords
This publication has 9 references indexed in Scilit:
- Single-electron-memory integrated circuit for giga-to-tera bit storagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Room temperature Nb/Nb oxide-based single-electron transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Room temperature silicon single-electron quantum-dot transistor switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Silicon double-island single-electron devicePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Overview of nanoelectronic devicesProceedings of the IEEE, 1997
- A single-electron device and circuit simulatorSuperlattices and Microstructures, 1997
- Single-electron transistor logicApplied Physics Letters, 1996
- Possible performance of capacitively coupled single-electron transistors in digital circuitsJournal of Applied Physics, 1995
- Single electron tunneling rates in multijunction circuitsZeitschrift für Physik B Condensed Matter, 1991