Automating analog circuit design using constrained optimization techniques
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A CAD (computer-aided design) tool that accurately sizes analog circuits in short-channel CMOS processes using SPICE-quality device models and constrained optimization techniques is presented. All knowledge about device behavior is embedded within an encapsulated device evaluator which simplifies the description of the analog circuit that must be provided by an expert designer, and makes that description independent of the specific device type and technology. The use of constrained optimization allows the KCL and KVL constraints that determine the DC operating point of a circuit to be formulated and solved simultaneously with the performance constraints. In addition, the constrained optimization formulation of the analog design problem makes it easy for the user to study tradeoffs in the circuit design space by varying the performance constraints. Simulation results demonstrate the tool's ability to accurately synthesize high-performance two-stage CMOS op amps in 2 mu m and 1.2 mu m CMOS processes.<>Keywords
This publication has 10 references indexed in Scilit:
- An intelligent analog IC design system based on manipulation of design equationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Practical Methods of OptimizationPublished by Wiley ,2000
- OPASYN: a compiler for CMOS operational amplifiersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- OASYS: a framework for analog circuit synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- ISAAC: a symbolic simulator for analog integrated circuitsIEEE Journal of Solid-State Circuits, 1989
- Design and optimisation of CMOS wideband amplifiersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- DELIGHT.SPICE: an optimization-based system for the design of integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- IDAC: an interactive design tool for analog CMOS circuitsIEEE Journal of Solid-State Circuits, 1987
- BSIM: Berkeley short-channel IGFET model for MOS transistorsIEEE Journal of Solid-State Circuits, 1987
- A survey of optimization techniques for integrated-circuit designProceedings of the IEEE, 1981