RF-to-Baseband Digitization in 40 nm CMOS With RF Bandpass $\Delta\Sigma$ Modulator and Polyphase Decimation Filter
- 22 February 2012
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 47 (4) , 990-1002
- https://doi.org/10.1109/jssc.2012.2185149
Abstract
A fourth-order continuous-time RF bandpass ΔΣ ADC has been fabricated in 40 nm CMOS for fs/4 operation around a 2.22 GHz central frequency. A complete system has been implemented on the test chip including the ADC core, the fractional-N PLL with clock generation network, and the digital decimation filters and downconversion (DFD). The quantizers of the ADC are six times interleaved enabling a polyphase structure for the DFD and relaxing clock frequency requirements. This quantization scheme realizes a sampling rate of 8.88 GS/s which is the highest sampling speed for RF bandpass ΔΣ ADCs reported in standard CMOS to date enabling high oversampling ratios for RF digitization without compromising power-efficient implementation of the DFD. Measurements show that the ADC achieves a dynamic range of 48 dB in a band of 80 MHz with an IIP3 of 1 dBm.Keywords
This publication has 25 references indexed in Scilit:
- A 5 mm$^{2}$ 40 nm LP CMOS Transceiver for a Software-Defined Radio PlatformIEEE Journal of Solid-State Circuits, 2010
- A 63 dB SNR, 75-mW Bandpass RF $\Sigma\Delta$ ADC at 950 MHz Using 3.8-GHz Clock in 0.25-$\mu{\hbox {m}}$ SiGe BiCMOS TechnologyIEEE Journal of Solid-State Circuits, 2007
- Efficient polyphase decomposition of comb decimation filters in Σ△ analog-to-digital convertersIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- On the design of a fourth-order continuous-time LC delta-sigma modulator for UHF A/D conversionIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- Excess loop delay in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- Analog-to-digital converter survey and analysisIEEE Journal on Selected Areas in Communications, 1999
- A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic rangeIEEE Journal of Solid-State Circuits, 1996
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- An economical class of digital filters for decimation and interpolationIEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
- Binary ArithmeticPublished by Elsevier ,1960