Applying placement-based synthesis for on-time system-on-a-chip design

This publication has 4 references indexed in Scilit:

• Partitioning of VLSI circuits and systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Optimal wire-sizing formula under the Elmore delay model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Design methodology for IBM ASIC products
  IBM Journal of Research and Development, 1996
• Performance driven global routing and wiring rule generation for high speed PCBs and MCMs
  Published by Association for Computing Machinery (ACM) ,1995