VLSI limitations from drain-induced barrier lowering
- 1 April 1979
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 14 (2) , 383-391
- https://doi.org/10.1109/jssc.1979.1051189
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- Subthreshold conduction in MOSFET'sIEEE Transactions on Electron Devices, 1978
- Simple model for threshold voltage in a short-channel IGFETIEEE Transactions on Electron Devices, 1977
- Fundamental performance limits of MOS integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975
- A simple theory to predict the threshold voltage of short-channel IGFET'sSolid-State Electronics, 1974
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974
- Drain voltage limitations of MOS transistorsSolid-State Electronics, 1974
- Subthreshold design considerations for insulated gate field-effect transistorsIEEE Journal of Solid-State Circuits, 1974
- Punchthrough currents in short-channel m.o.s.t. devicesElectronics Letters, 1973
- Steady State Mathematical Theory for the Insulated Gate Field Effect TransistorIBM Journal of Research and Development, 1973
- Design of micron MOS switching devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1972