Buffer management in a hierarchical shared memory switch
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Performance of hierarchical multiplexing in ATM switch designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A high-performance prototype 2.5 Gb/s ATM switch for broadband applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An ATM queue manager with multiple delay and loss prioritiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal buffer control during congestion in an ATM network nodePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance analysis of shared-buffered banyan networks under arbitrary traffic patternsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Space priority management in a shared memory ATM switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Priority queueing strategies and buffer allocation protocols for traffic control at an ATM integrated broadband switching systemIEEE Journal on Selected Areas in Communications, 1991
- A space priority queuing mechanism for multiplexing ATM channelsComputer Networks and ISDN Systems, 1990
- Analysis of Shared Finite Storage in a Computer Network Node Environment Under General Traffic ConditionsIEEE Transactions on Communications, 1980
- Buffer Management in a Packet SwitchIEEE Transactions on Communications, 1978