An ATM queue manager with multiple delay and loss priorities
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The performances in cell loss, queuing delay, and standard deviation of four different service classes at the output queue on an asynchronous transfer mode (ATM) output-buffered switch are evaluated. An implementation architecture for the queue manager is proposed. The architecture allows all service classes to share the buffer until the buffer is filled up, and then cells with the lowest loss priority start to be discarded, i.e., the so-called push out scheme. The implementation architecture applies the concepts of fully distributed and highly parallel processing. to schedule the cells' departing or discarding sequence. An implemented VLSI sequencer chip can be used to realize a queue manager that deals with multiple delay and loss priorities.Keywords
This publication has 10 references indexed in Scilit:
- A VLSI sequencer chip for ATM traffic shaper and queue managerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design of leaky bucket access control schemes in ATM networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architecture design for ATM statistical multiplexersInternational Journal of Communication Systems, 1991
- Priority management in ATM switching nodesIEEE Journal on Selected Areas in Communications, 1991
- Priority queueing strategies and buffer allocation protocols for traffic control at an ATM integrated broadband switching systemIEEE Journal on Selected Areas in Communications, 1991
- A novel architecture for queue management in the ATM networkIEEE Journal on Selected Areas in Communications, 1991
- Nested threshold cell discarding for ATM overload control: optimization under cell loss constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Virtual clock: a new traffic control algorithm for packet switching networksACM SIGCOMM Computer Communication Review, 1990
- Analysis and simulation of a fair queueing algorithmPublished by Association for Computing Machinery (ACM) ,1989
- The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet SwitchingIEEE Journal on Selected Areas in Communications, 1987