Systolic array implementation of artificial neural networks
- 1 October 1994
- journal article
- Published by Elsevier in Microprocessors and Microsystems
- Vol. 18 (8) , 481-488
- https://doi.org/10.1016/0141-9331(94)90096-5
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- A digital architecture employing stochasticism for the simulation of Hopfield neural netsIEEE Transactions on Circuits and Systems, 1989
- Implementing neural architectures using analog VLSI circuitsIEEE Transactions on Circuits and Systems, 1989
- A digital neuron-type processor and its VLSI designIEEE Transactions on Circuits and Systems, 1989
- VLSI implementation of a neural network modelComputer, 1988
- Systolic architectures for vector quantizationIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- Implementing Neural Network Models on Parallel ComputersThe Computer Journal, 1987
- Connectionist Architectures for Artificial IntelligenceComputer, 1987
- VLSI Array processorsIEEE ASSP Magazine, 1985
- Why systolic architectures?Computer, 1982
- The Design of Special-Purpose VLSI ChipsComputer, 1980