A 3.1ns 32b Cmos Adder In Multiple Output Domino Logic

This publication has 2 references indexed in Scilit:

• A high performance submicron CMOS process with self-aligned chan-stop and punch-through implants (Twin-Tub V)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• High-speed compact circuits with CMOS
  IEEE Journal of Solid-State Circuits, 1982