Self-test scheduling with bounded test execution time

This publication has 13 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The synthesis of self-test control logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• An iterative technique for calculating aliasing probability of linear feedback signature registers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A systematic approach for designing testable VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A new framework for designing and analyzing BIST techniques and zero aliasing compression
  IEEE Transactions on Computers, 1991
• Graph partitioning for concurrent test scheduling in VLSI circuit
  Published by Association for Computing Machinery (ACM) ,1991
• Aliasing errors in linear automata used as multiple-input signature analyzers
  IBM Journal of Research and Development, 1990
• Cellular automata-based pseudorandom number generators for built-in self-test
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Test scheduling and control for VLSI built-in self-test
  IEEE Transactions on Computers, 1988
• On using signature registers as pseudorandom pattern generators in built-in self-testing
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988