Receiver ASIC for timing, trigger and control distribution in LHC experiments

This publication has 6 references indexed in Scilit:

• An integrated CMOS 0.15 ns digital timing generator for TDC's and clock distribution systems
  IEEE Transactions on Nuclear Science, 1995
• A monolithic 480 Mb/s parallel AGG/decision/clock-recovery circuit in 1.2- mu m CMOS
  IEEE Journal of Solid-State Circuits, 1993
• Frequency limitations of a conventional phase-frequency detector
  IEEE Journal of Solid-State Circuits, 1990
• A variable delay line PLL for CPU-coprocessor synchronization
  IEEE Journal of Solid-State Circuits, 1988
• A precision variable-supply CMOS comparator
  IEEE Journal of Solid-State Circuits, 1982
• Floating voltage-controlled resistors in CMOS technology
  Electronics Letters, 1982