A set of four ICs in CMOS technology for a programmable hearing aid
- 1 April 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (2) , 301-312
- https://doi.org/10.1109/4.18589
Abstract
A four-chip system developed for a programmable hearing aid is presented. It combines E/sup 2/PROM (electrically erasable programmable read-only memory) memories with a control logic, low-noise preamplifiers, AGC (automatic gain control) amplifiers, SC (switched-capacitor) filters, voltage multipliers, and an output amplifier of the pulse-width type. The implementation of the critical parts is explained. The 3- mu m self-aligned-contacts MOS technology of the Faselec company is used. The system is supplied by a single 1.3-V battery and its typical current consumption is 1.5 mA. The whole system can be connected to a computer.Keywords
This publication has 7 references indexed in Scilit:
- The Design of High-Performance Analog Circuits on Digital CMOS ChipsIEEE Journal of Solid-State Circuits, 1985
- MOS operational amplifier design-a tutorial overviewIEEE Journal of Solid-State Circuits, 1982
- A 1.5 V single-supply one-transistor CMOS EEPROMIEEE Journal of Solid-State Circuits, 1981
- Shot noise behaviour of subthreshold MOS transistorsRevue de Physique Appliquée, 1978
- CMOS analog integrated circuits based on weak inversion operationsIEEE Journal of Solid-State Circuits, 1977
- Translinear circuits: a proposed classificationElectronics Letters, 1975
- Electrets in Miniature MicrophonesThe Journal of the Acoustical Society of America, 1972