HP's link interface chipset for Serial-HIPPI
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A link interface chipset that conforms to the Serial-HIPPI (High-Performance Parallel Interface) specification is presented. The chipset contains all portions of the link interface and link control functions specified in Serial-HIPPI. The simple additional circuitry required to create a complete Serial-HIPPI link using this chipset is detailed. The two-chip set can also serve as a general-purpose link with no additional circuitry. It transfers parallel data across a serial channel at rates from 960 Mb/s to 1440 Mb/s. It provides automatic link startup and continuous frame synchronization, and requires no adjustments or off-package circuitry.Keywords
This publication has 2 references indexed in Scilit:
- A 1.5 Gb/s link interface chipset for computer data transmissionIEEE Journal on Selected Areas in Communications, 1991
- A high-speed bipolar technology featuring self-aligned single-poly base and submicrometer emitter contactsIEEE Electron Device Letters, 1990