Increasing cache port efficiency for dynamic superscalar microprocessors

This publication has 16 references indexed in Scilit:

• Embra
  Published by Association for Computing Machinery (ACM) ,1996
• Complete computer system simulation: the SimOS approach
  IEEE Parallel & Distributed Technology: Systems & Applications, 1995
• The impact of architectural trends on operating system performance
  Published by Association for Computing Machinery (ACM) ,1995
• Resource allocation in a high clock rate microprocessor
  Published by Association for Computing Machinery (ACM) ,1994
• Cache performance of the SPEC92 benchmark suite
  IEEE Micro, 1993
• Instruction-level parallel processing: History, overview, and perspective
  The Journal of Supercomputing, 1993
• Performance optimization of pipelined primary cache
  Published by Association for Computing Machinery (ACM) ,1992
• A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture
  IEEE Journal of Solid-State Circuits, 1991
• Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
  Published by Association for Computing Machinery (ACM) ,1990
• An Efficient Algorithm for Exploiting Multiple Arithmetic Units
  IBM Journal of Research and Development, 1967