Ultra-thin SOI CMOS with selective CVD tungsten for low-resistance source and drain
- 1 January 1992
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes a new ultra-thin SOI-CMOS structure with reduced parasitic diffusion layer resistance. Using a selective CVD tungsten process on the source and drain regions, we experimentally investigate the characteristics of the selectively grown W for SOI layers of various thicknesses (10-200 nm) and CMOS device characteristics. For this structure, the reaction between SOI-Si and W is unnecessary, and the resulting low parasitic diffusion layer resistance and good contact characteristics provide superior device performance.Keywords
This publication has 4 references indexed in Scilit:
- Impact of the vertical SOI 'DELTA' structure on planar device technologyIEEE Transactions on Electron Devices, 1991
- Process limitation and device design tradeoffs of self-aligned TiSi/sub 2/ junction formation in submicrometer CMOS devicesIEEE Transactions on Electron Devices, 1991
- Selective CVD tungsten silicide for VLSI applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Subthreshold slope of thin-film SOI MOSFET'sIEEE Electron Device Letters, 1986