Interleaved memory function interpolators with application to an accurate LNS arithmetic unit
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 43 (8) , 974-982
- https://doi.org/10.1109/12.295859
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Algorithm design for a 30-bit integrated logarithmic processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Exact rounding of certain elementary functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Applying features of IEEE 754 to sign/logarithm arithmeticIEEE Transactions on Computers, 1992
- A hybrid number system processor with geometric and complex arithmetic capabilitiesIEEE Transactions on Computers, 1991
- An architecture for addition and subtraction of long word length numbers in the logarithmic number systemIEEE Transactions on Computers, 1990
- Redundant logarithmic arithmeticIEEE Transactions on Computers, 1990
- An interpolating memory unit for function evaluation: analysis and designIEEE Transactions on Computers, 1989
- A 20 bit logarithmic number system processorIEEE Transactions on Computers, 1988
- Computation of the Base Two Logarithm of Binary NumbersIEEE Transactions on Electronic Computers, 1965